You are here : design-reuse-embedded.com  > Hot Product
Download Datasheet        Request More Info
All Silicon IP


Cadence has prototyped the world's first IP interface in silicon for a preliminary version of DDR5 standard. A test chip contains the next-generation memory interface IP based on the industry consensus of what is likely to be in the DDR5 standard, and Micron has supplied prototype DRAM chips. The test chip was fabricated in a 7nm process and contains both the controller and PHY. The prototype successfully achieves 4400 megatransfers per second, 37.5% faster than the fastest commercially available DDR4 memory.


  • Configurable to meet specific data traffic profiles
  • Optimized low latency for data-intensive applications
  • Future-proof system design for emerging DDR standards


  • High-performance computing
  • Networking

Tech Specs

Maturity Available now for early adopters

Technical Claims

Functioning test chip interoperating with DRAM at 4400 MT/s


  • Silicon-proven DRAM interoperability at 4400 MT/s
  • Lowest-latency DDR controller and PHY IP
  • Extremely flexible in configuration and PHY placement with Firm PHY model
  • Advanced DDR PHY clocking architecture minimizes clock jitter


  • Documentation including integration and user guide, release notes
  • Clean, readable, synthesize-able Verilog RTL
  • Synthesis and STA scripts
  • GDS II macros with abstract in LEF
  • Liberty Timing model
  • Verilog testbench with memory model, configuration files, and sample tests
  • Verification IP set up files
  • SDF for back-annotated timing verification
  • Verilog models of I/O pads, and RTL for all PHY modules

Partner with us

Visit our new Partnership Portal for more information.

Submit your material

Submit hot news, product or article.

List your Products

Suppliers, list and add your products for free.

More about D&R Privacy Policy

© 2018 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted,
reposted, duplicated or otherwise used without the
express written permission of Design And Reuse.