www.design-reuse-embedded.com
You are here : design-reuse-embedded.com  > IoT Design Solutions  > Wireless Solutions
Download Datasheet        Request More Info
All Silicon IP All Verification IP

Overview

Time critical applications, such as Trading Stock Exchange’s, Airport Terminals etc. require systems that deliver high throughput with low latency, as negligence even by a millisecond can prove catastrophic for business. Bearing in mind the Industry needs, Arastu Systems, a company that specializes in delivering customized IP solution in the Networking and Memory area, today announced Ethernet 10G Digital Switch IP soft core, which is proven and is readily available for usage.

The switch is highly configurable and can be easily customized as per the customer’s needs. The designed architecture for the IP is an optimized cut-through design which enables sub 100ns port to port latency. It easily fits into today?s ASIC and FPGA technologies with low gate count. The core can be configured to support 3 to 24 ports, where each port can act as 10M/100M/1G/2.5G/10G Ethernet with fully non-blocking switching. It also supports features such as software based Multi-cast grouping, VLAN, CAM/RAM based lookup and many more.

Additionally, the IP offers complete support for Layer 2 protocol based switching for Unmanaged Switch and Managed Switch, partial support for Layer 3 protocol and optional support for Precision time protocol (PTP) 1588.

Applications

The core fits to the serve the needs of multiple industries such as Industrial, Automotive, Audio Video Broadcasting. It also meets the requirements to fulfill various IoT (Internet of Things) applications on demand. Applications that use the wireless backhaul technology can also rely on Arastu Systems Ethernet solution to replace Application specific standard product (ASSP’s).

Features

  • Highly configurable and low latency
  • Configurable number of ports maximum up to 24
  • Each port can be either 10M/100M/1G/2.5G/10G
  • Cut-through, non-blocking architecture
  • Virtual Output Queuing which prevents Head-of-Line blocking
  • Configurable Queue sizes
  • Synthesizable content-addressable memory (CAM) for fast lookup
  • RAM based lookup to support up to 4K MAC addresses
  • Configurable number of MAC address entries
  • Automated lookup table learning and aging with lockable entries
  • VLAN support
  • QoS priority switching and Configurable number of priority queues
  • Priority flow control based on 802.1Q
  • Support for Jumbo and Super Jumbo frames
  • Port mirroring and loopback
  • Software based Multi-cast grouping
  • Unmanaged Layer2+ switching
  • Optional control interface for managed switch and diagnostic access
  • Support for Xilinx Virtex-6, Kintex-7 and Virtex-7 FPGA’s
  • Altera Stratix 4 and Stratix 5 FPGA support
  • Support for 130nm and below ASIC’s

Partner with us

Visit our new Partnership Portal for more information.

Submit your material

Submit hot news, product or article.

List your Products

Suppliers, list and add your products for free.

© 2018 Design And Reuse

Privacy Policy

All Rights Reserved.

No portion of this site may be copied, retransmitted,
reposted, duplicated or otherwise used without the
express written permission of Design And Reuse.