You are here : design-reuse-embedded.com  > Embedded Processing  > Arm Core centric Platform
Download Datasheet        Request More Info
All Silicon IP


Built around the Cortex A series processor cores, eSilicon has developed dual and quad Cortex processor subsystems with different L1 and L2 cache sizes that include standard functions such as Coresight PTM, GPUs, and a wide variety of interfaces such as USB, DDR3/4 I2C, I2S, PCI Express, SATA, etc. The subsystem use multiple AMBA buses (AXI, AHB, APB) making it easy to accommodate your specific IP and other specialty IP blocks such as Ethernet, 802.11 and Bluetooth. And to further reduce time-to-volume, eSilicon provides an extensive verification environment covering basic boot and CPU tests, as well as integration tests for all standard functions.


Developing Arm -core-based peripheral subsystems is easy thanks to eSilicon - you can simply add or substitute other peripherals as needed. It s a plug-and-play infrastructure that enables you to customize your design to your specific requirements, realize significant gains in productivity, and reduce the schedule and technical risks of your program.

Partner with us

Visit our new Partnership Portal for more information.

Submit your material

Submit hot news, product or article.

List your Products

Suppliers, list and add your products for free.

© 2018 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted,
reposted, duplicated or otherwise used without the
express written permission of Design And Reuse.