www.design-reuse-embedded.com
You are here : design-reuse-embedded.com  > Design Platform  > System Design Kit
Download Datasheet        Request More Info
All Silicon IP All Verification IP

Overview

The DesignWare® HPC Design Kit, part of Synopsys' Foundation IP portfolio, is a suite of high-speed and high-density memories and logic libraries that allow SoC designers to optimize their processor cores for maximum speed, smallest area, lowest power, or an optimum balance of the three for their specific application. With optimized standard cells and SRAMs, the HPC Design Kit enables designers to optimize all of the processors on an SoC with a single package, reducing design costs and improving time-to-market. Optimized reference scripts and expert core implementation services are also available to help design teams achieve their processor and SoC design goals in the shortest possible time.

Block Diagram

Features

  • One design kit for optimizing all processor cores on an SoC
  • Includes ultra high-density memory compiler and more than 450 new standard cells and memory instances
  • Delivers up to 10 percent performance improvement on CPU cores and up to 25 percent lower power with 10 percent area reduction on GPU cores such as the Imagination Technology PowerVR Series6 IP core
  • Developed and validated with leading processor IP providers and customers
  • Implement your optimized processor cores in as little as four to six weeks with Synopsys FastOpt services

Partner with us

Visit our new Partnership Portal for more information.

Submit your material

Submit hot news, product or article.

List your Products

Suppliers, list and add your products for free.

More about D&R Privacy Policy

© 2018 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted,
reposted, duplicated or otherwise used without the
express written permission of Design And Reuse.