Find Top SoC Solutions
for AI, Automotive, IoT, Security, Audio & Video...

OPENEDGES' Memory Subsystem IP - DDR Controller & NoC interconnect licensed for high end 4K multimedia SoC

Nov. 21, 2018 – OPENEDGES, the leading IP provider in the memory subsystem, announced its ORBITTM memory subsystem IP – DDR memory controller & Network on-Chip (NoC) interconnect IP has been licensed again for the leading multimedia SoC company targeting for 4K surveillance & smart networking cameras.

OPENEDGES’ ORBITTM DDR Memory Controller IP (OMCTM) features excellent DRAM bandwidth utilization and ORBITTM Network-on-Chip Interconnect (OICTM) is a highly optimized on chip interconnect fabric for the high end SoC. DDR Memory Controller IP (OMCTM) and Network-on-Chip Interconnect (OICTM) are tightly coupled. This combined memory subsystem IP brings lots of synergy in terms of performance, bandwidth, latency & others.

This smart network camera SoC supports high resolution 4K 60fps encoding, new generation ISP, intelligent vision processing & others. Overall, system behavior is very complicated and performance demanding. So bandwidth efficiency and quality-of-service (QoS) in the memory subsystem are the two most critical factors of the high end SoC design. Initially this customer selected a DDR controller and a Network on-chip (NoC) interconnect from two different IP providers. However, the combination failed to deliver the required DRAM bandwidth and quality-of-service (QoS) and, as a result, overall system performance suffered a lot. Only after both DDR controller (OMCTM) and Network-on-Chip Interconnect (OICTM) from OPENEDGES have been used, it has become possible to meet the demand of their intelligent high end SoC. Some of the killer features offered by the OMC and OIC combination for the customer are as below.

Nowadays, SoC designers suffer a lot from wide range of issues related to memory subsystem designs including difficulty of high-speed timing closing, lack of DRAM bandwidth, difficulty of quality-of-service (QoS) management, and eventually time-to-market delay. New breakthrough in the memory subsystem IP solution is required to meet these tough challenges.

OPENEDGES’ highly efficient memory subsystem IP solution is a game changer for the new SoC designs. OPENEDGES is the only IP company providing both the DDR controller (OMCTM) and the Network-on-Chip (OICTM). OPENEDGES' ORBITTM memory subsystem IP has tightly coupled DDR controller and Network on-chip interconnect to bring maximum efficiency based on their synergy. It enables more sophisticated and performance demanding SoC systems with higher bandwidth efficiency and higher power efficiency.

OPENEDGES also provides AI accelerator IP (ENLIGHTTM), which is also tightly integrated with the memory subsystem IP, and it will be officially released very soon.


OPENEDGES is a semiconductor IP provider for smart computing empowering Internet of Smart Things. Committed to democratizing artificial intelligence technology at the edge devices, OPENEDGES delivers IPs in two key technology areas of smart computing; highly efficient Artificial Intelligence Acceleration and high-performance Memory Subsystem. By synergy of these two technologies, OPENEDGES offers sorely needed boost to performance, efficiency and reliability for Internet of Smart Things. ORBITTM DDR memory controller IP currently supports DDR3, DDR4, LPDDR3, LPDDR4 and LPDDR4x and support of LPDDR5, DDR5, GDDR6 and HBM2 will be available very soon. More information about OPENEDGES technology can be found on www.openedges.com.

OPENEDGES' Memory Subsystem IP - DDR Controller & NoC interconnect licensed for high end 4K multimedia SoC


Partner with us

Visit our new Partnership Portal for more information.

Submit your material

Submit hot news, product or article.

List your Products

Suppliers, list and add your products for free.

More about D&R Privacy Policy

© 2018 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted,
reposted, duplicated or otherwise used without the
express written permission of Design And Reuse.