|
9:00 am
Welcome
|
|
|
Welcome to the IP-SoC community
Gabrièle Saucier
CEO
Design And Reuse
|
|
|
Adding Intelligence in Green Technology
Philippe Flatresse
Product Marketing
Soitec
|
|
10:00 am
Analog and Memory IP
Chairperson: Gabrièle Saucier, D&R
|
|
|
High-performance PLL frequency synthesizers for wireless and wireline communications
M. Annamalai Arasu
Director, R&D
CM Engineering Labs Singapore Pte. Ltd
|
|
|
The Uniquely Suitable eNVM Ip for Auto Grade MCU from Floadia
Yasuhiro Taniguchi
CTO and COO
Floadia Corporation
|
|
|
Semiconductor IPs for Memory, Flash storage and wireless applications
Ravi Thummarukudy
CEO
Mobiveil Inc.
|
|
11:20 am
Interface IP
Chairperson: Gabrièle Saucier, D&R
|
|
|
High Speed Interface, keys and Trend
Junzoh Shimizu
CEO & President
Silicon Library Inc.
|
|
|
Scaling Hyperscale Data Centers for AI Workloads with High-Speed Interface IP
Hiroyuki Hasegawa
Application Engineering Manager
Synopsys, Inc.
|
|
1:00 pm
Design Platform
Chairperson: Philippe Flatresse, Soitec
|
|
|
|
The Critical Role of Embedded Monitor IP in Enabling Silicon Lifecycle Management Use Cases
To keep pace with the ever-growing performance demands of cutting-edge applications like HPC and Automotive, device and system complexity continues to increase. The emergence of multi-die technology has also compounded this complexity. To meet these demands, designers can optimize both the health and performance of their silicon by gathering meaningful data at each stage of the device lifecycle from silicon to system that can provide actionable insights for intelligent decision making. Silicon Lifecycle Management (SLM) is built on a foundation of in-chip monitors IP, data analytics and design automation. Environmental, structural and functional monitors enable these actionable insights which can be leveraged from the early In-Design phase through In-Ramp, In-Production and ultimately In-Field operation. In this presentation we will explore how SLM IP monitors, EDA tools and methodologies are the driving force behind intelligent data collection, storage and analysis which enables popular SLM use cases such as Vmin Optimization, Adaptive Voltage Scaling (AVS), Silicon Model Correlation, Process Classification, Mission Profile Analytics, Predictive Maintenance and Remaining Useful Life (RUL).  ... 
Yuya Suzuki
Applications Engineering, Staff Engineer
Synopsys, Inc.
|
|
|
Architecture challenges in meeting power, thermal and performance needs in partitioning Chiplets for rapid deployment
Deepak Shankar and Shuzo Tanaka
Founder
Mirabilis Design Inc.
|
|
|
Curious’ latest High Performance IP Introduction
Ken'ichi Shimomura
Director of Design department
Curious Corp.
|
|
|
Embedded Programmable Logic - A risk insurance for your next chip design
Yoan Dupret
Menta
Online Only
|
|
2:20 pm
Artificial Intelligence
Chairperson: Philippe Flatresse, Soitec
|
|
|
Meeting the Needs of AI Training with HBM3E
AI training models are growing in both size and sophistication at a lightning pace, requiring greater and greater bandwidth. With its unique 2.5D/3D architecture, HBM3E can deliver Terabytes per second of bandwidth. Join Rambus to hear how HBM3E meet s the memory needs of state-of-the-art AI training models. ...
Motoyasu Kobayashi
Director of Sales
Rambus, Inc.
|
|
|
Scalable, Flexible Edge AI accelerator: Silicon-Proven IP for Consumer Electronics
ChangSoo Kim
CEO
AiM Future, Inc.
|
|
|
Enabling Multimodal AI on Edge Devices
Shanghung Lin
VP, Vision and Image Product
Verisilicon
|
|
3:40 pm
Security and high safety Solutions
Chairperson: Philippe Flatresse, Soitec
|
|
|
|
Quantum Safe Cryptography: Protecting Devices and Data in the Quantum Era
Quantum computers will eventually become powerful enough to break current asymmetric encryption, placing important data and assets at risk. In this presentation, Rambus will discuss recent developments in Quantum Safe Cryptography and highlight what you need to know to protect devices and data in the quantum computing era. ...
Toru Furukawa
Senior Field Application Engineer
Rambus, Inc.
|
|
|
Future-Proof Your Design with Hardware-Based Post-Quantum Cryptographic IP Cores
Dr. Matti Tommiska
Xiphera Ltd
|
|
|
Security From Chip-To-Cloud with PQC (Post Quantum Cryptography)
Ahmed BOUGRIANE
Pre-Sales Engineer North Asia
Secure-IC
|
|
|
How SafeIP(TM) enables fail operational vehicles, robotics and drones
Benjamin Weinhardt
Head of Business & Collaboration
Siliconally GmbH
|
|
5:00 pm
Video IP
Chairperson: Philippe Flatresse, Soitec
|
|
|
Video Codecs Landscape and Challenges Ahead
Yujing Wei
VP, APAC Business Development
Allegro DVT
|
Home
Contact Us
Partnership Offers