![IP/SOC Grenoble](https://www.design-reuse.com/ipsoc2017/images/ipsoc2017grenoble.gif)
Santa Clara Event >> January 26, 2017 |
Bangalore Event >> April 5, 2017 |
Shanghai Event >> September 14, 2017 |
Grenoble Event >> December 6-7, 2017 |
Achieving Low power with Active Clock Gating for IoT in IPs
Chaitanya Kamasani,ASIC DESIGN ENGINEER -II,Synopsys Inc.,INDIA
Biography :
![](https://www.design-reuse-embedded.com/ipsocdays/ipsoc2017/portraits/Chaitanya K.jpg)
back to the program
Partner with us |
List your ProductsSuppliers, list and add your products for free. |
More about D&R Privacy Policy© 2024 Design And Reuse All Rights Reserved. No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse. |
||||||