
Santa Clara Event >> January 26, 2017 |
Bangalore Event >> April 5, 2017 |
Shanghai Event >> September 14, 2017 |
Grenoble Event >> December 6-7, 2017 |
Full 360 Video 3d Sequence Analysis and Radar SAR for Scene 3D Understanding for space and road application
Miguel Antonio Ojeda Moreno
Biography :

Created cores of CPU,MPU,GPU for run in Xilinx ,Altera ,Intel ,Lattice expertise in VHDL, Verilog , RTL
Design with DTL, TTL, CMOS, PAL, GAL, CPLD, FPGA, EFPGA, ASIC
PCB design for more of 32 layer with any CAD, special Skill Altium
Analog Design with low and high power, low or high Frequencies
For the last 7 years is professor and research in three Universities of Argentina and working in freelance or consulter mode for any company in the world.
Facultad de ingeniería Universidad Nacional de Lomas de Zamora
Facultad de ingeniería Universidad Tecnológica Nacional Regional Buenos Aires
Facultad de ingeniería Universidad Nacional de San Martin
Phd in signal processing and video , in progress finish Thesis
back to the program
Partner with us |
List your ProductsSuppliers, list and add your products for free. |
More about D&R Privacy Policy© 2024 Design And Reuse All Rights Reserved. No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse. |
||||||