- 2-16Gbps Die-to-Die (D2D) Multi-Protocol IO Supporting BOW, OHBI and UCIe
- 25-112Gbps Extra Short-Reach (XSR) Multi-Standard SerDes (MSS)
- D2D PHY (Die-to-Die Interface)
- D2D Controller IP (Die-to-Die Interface)
- DesignWare Die-to-Die Controller IP with AXI Interface
- DesignWare Die-to-Die PHY IP in TSMC N7 Process
- More Products...
IP-SOC DAYS 2025 IP-SOC DAYS 2024 IP-SOC DAYS 2023 IP-SOC DAYS 2022 IP-SOC DAYS 2021 IP-SOC 2024 IP-SOC 2023 IP-SOC 2022 IP-SOC 2021
|
|||||||
![]() |
|

Chiplet interconnect handles 40 Gbps/bump
- Rambus Delivers Industry-Leading Client Chipsets for Next-Generation AI PC Memory Modules
- Arteris Wins Two Gold and One Silver Stevie® Awards in the 2025 American Business Awards®
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- Why UCIe is Key to Connectivity for Next-Gen AI Chiplets
- Predictions for Multi-Die System Designs in 2025
- Perforce Partners with Siemens for Software-Defined, AI-Powered, Silicon-Enabled Design (May. 16, 2025)
- Semidynamics: From RISC-V with AI to AI with RISC-V (May. 16, 2025)
- TSMC Board of Directors Meeting Resolutions (May. 16, 2025)
- Arm Evolves Compute Platform Naming for the AI Era (May. 16, 2025)
- Secafy Licenses Menta's eFPGA IP to Power Chiplet-Based Secure Semiconductor Designs (May. 15, 2025)
- See Latest News>>
www.edn.com, May. 23, 2023 –
Eliyan announced the first silicon implementation of its NuLink PHY chiplet interconnect, operating at 40 Gbps/bump to enable a beachfront bandwidth of 2.2 Tbps/mm. Fabricated on TSMC's 5-nm process node, the NuLink chip uses standard organic packaging with a 130-µm bump pitch. With finer bump pitches, the bump-limited NuLink PHY can deliver as much as 3 Tbps/mm.
The successful silicon implementation of NuLink technology demonstrates that it can be applied in organic substrate packaging to achieve similar bandwidth, power efficiency, and latency as die-to-die implementations that employ advanced packaging technologies. For example, NuLink eliminates the need for silicon interposers (in most applications) that limit overall system-in-package (SiP) size and ultimately constrain performance. Without the drawbacks of advanced packaging, the NuLink chiplet interconnect allows a greater number of cores and compute performance per power at lower cost and higher yield.