- 2-16Gbps Die-to-Die (D2D) Multi-Protocol IO Supporting BOW, OHBI and UCIe
- 25-112Gbps Extra Short-Reach (XSR) Multi-Standard SerDes (MSS)
- D2D PHY (Die-to-Die Interface)
- D2D Controller IP (Die-to-Die Interface)
- DesignWare Die-to-Die Controller IP with AXI Interface
- DesignWare Die-to-Die PHY IP in TSMC N7 Process
- More Products...
IP-SOC DAYS 2025 IP-SOC DAYS 2024 IP-SOC DAYS 2023 IP-SOC DAYS 2022 IP-SOC DAYS 2021 IP-SOC 2024 IP-SOC 2023 IP-SOC 2022 IP-SOC 2021
|
|||||||
![]() |
|

Putting UCIe in Context
- Next-Gen High-Speed Transceiver IP Core Unveiled: Power, Performance, and Protocol Versatility in One Core (Jul. 28, 2025)
- How Tesla and Samsung's Strategic Alliance is Revolutionizing AI Semiconductors and Accelerating Autonomous Driving (Jul. 27, 2025)
- Silicon Photonics Market to Hit Significant Growth (Jul. 25, 2025)
- Paving the Way for Integrated Photonic Chips (Jul. 25, 2025)
- Intel facing another crossroads: 18A or 14A process node (Jul. 25, 2025)
- See Latest News>>
electronicdesign.com, May. 15, 2025 –
Synopsys’ Mick Posner talks about the Universal Chiplet Interconnect Express and its importance in today’s designs.
The UCIe Consortium’s Universal Chiplet Interconnect Express (UCIe) specification is in its second iteration. It targets designs built around chiplets providing the interconnect between die. The die-to-die standard defines a complete stack from the physical layer on up.
UCIe has quite a following, including Synopsys, which provides IP as well as design tools that support UCIe. I talked with Mick Posner, Vice President of Product Management at Synopsys, about UCIe and what it involves from design to testing.
UCIe supports a multi-vendor ecosystem for system-on-chip (SoC) designs using chiplets. It complements other die-to-die interconnects like the Open Compute Project’s bunch-of-wires (BOW) specification.
The UCIe 2.0 specification added features like optional manageability and the UCIe DFx Architecture (UDA). It defines a management fabric within each chiplet to support telemetry, testing, and debug services to provide a unified approach to chip management. The new specification is backward compatible with features like spare link, which allows for continued operation when another link fails.