|
||
www.design-reuse-embedded.com |
40G Ultralink D2D PHY for TSMC 5nm
|
|
Overview Proprietary chiplet interconnect solution with high-performance, high-bandwidth, and long reach die-to-die link connectivity
Please sign in to view full IP description :
|
Partner with us |
List your ProductsSuppliers, list and add your products for free. |
More about D&R Privacy Policy© 2024 Design And Reuse All Rights Reserved. No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse. |
||||||