www.design-reuse-embedded.com

SEARCH IP

- Categories
- RISC-V
- Embedded Processing
- 5G, 3GPP LTE IP
- IoT IP
- Artificial Intelligence IP
- Automotive IP
- Space and Avionics
- Security IP
- Audio & Video IP
- Design Platforms
- Monitoring and Verification
- SoC Design Services
- Find your best SoC design partner

Partner Videos D&R Events

- IP-SoC Days 2025
- IP-SoC Days 2024
- IP-SoC Days 2023
- IP-SoC Days 2022
- IP-SoC Days 2021
- IP-SoC 2024
- IP-SoC 2023
- IP-SoC 2022
- IP-SoC 2021

NEWS

Find Top SoC Solutions

for AI, Automotive, IoT, Security, Audio & Video...

You are here : design-reuse-embedded.com > Design Partners > Design Services

Marquee Semiconductor Turnkey Solution

Overview

Marquee has a well-defined set of methodologies to deliver high quality work products in the following areas of digital design:

Microarchitecture
- Functional Specification including consideration for System Level Performance/Power
- Implementation Specification including Logical/Physical Level Partitioning for Optimum Physical Implementation

RTL Design
- RTL Source Codes subjected to UPF Development Flow for Low Power Implementation
- Comprehensive Reports with 0 Errors/Warnings
  - Lint
  - Clock Domain Crossing (CDC)
  - Reset Domain Crossing (RDC)
- SDC File for Synthesis and Static Timing Analysis (STA)
- Logical Equivalence Check (LEC) Report between RTL and Netlist

Design Verification
- Multiple Verification Strategies
  - Directed Testing
  - Constrained Random Verification
  - Property Check using Formal Verification (FV)
- Detailed Test Plan indicating the Verification Strategy, Test Items, Test Algorithm, and Functional Coverage Information
- UVM-Compliant Test Environment and Source Codes
- UVM-Compliant Test Environment and Source Codes
- UVM-Compliant Test Environment and Source Codes
- 100% Functional and RTL Coverage

Design for Test (DFT)
- Chip and Unit Level DFT Architecture
- Multiple Verification Strategies
- Automatic Test Pattern Generation (ATPG)
- Memory Built-In Self-Test (MBIST)
- Logic Built-In Self-Test (LBIST)
- Boundary Scan
- At least 90% Fault Coverage

Physical Design (PD)
- Complete RTL to GDSII Flow that meets the required Performance, Power, Timing, and Area
- Design Rule Check (DRC) and Layout Versus Schematic (LVS) Clean Designs
- Close Coordination with Analog Layout for Chip Signoff

Zone	APAC
Country	India , USA
Vendor Type	Turnkey Solution Provider

IP Portfolio

Silicon IP
SoC Solutions

Partner with us

Partnership Offers

List your Products

Suppliers, list and add your products for free.

List your Products

More about D&R Privacy Policy

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.