|
||
www.design-reuse-embedded.com |
Embedded FPGA cores for TSMC 40LP/ULP
|
|
Overview The EFLX-100 is an embedded FPGA IP core, for implementing reconfigurable logic, containing 120 Look-Up-Tables (LUTs) in Reconfigurable Building Blocks (RBBs), patented interconnect network, multiple clocks & scan: reconfigurable in-field at any time.
The EFLX-100 core is available in 5 different configurations and 2 nominal voltages: each optimized for different performance-to-power requirements for different target applications.
Please sign in to view full IP description :
|
Partner with us |
List your ProductsSuppliers, list and add your products for free. |
More about D&R Privacy Policy© 2024 Design And Reuse All Rights Reserved. No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse. |
||||||