|
||
![]() www.design-reuse-embedded.com |
eFPGA IP - any CMOS technology node
|
|
Overview Menta® eFPGA Core® IP is based on a high-density embedded programmable logic architecture designed to be used in SoC or ASIC. Using an eFPGA Core provides design flexibility and reduces time-to-market by enabling lifetime re-programmability. The technology allows logic to be changed after manufacturing, reduces the number of chip re-designs and amortizes chip development costs over several design derivatives. This is the ideal solution for semiconductor companies wanting to add configurability to their end products.
The eFPGA Core IP is silicon proven on several CMOS process (planar and FinFet).
Please sign in to view full IP description :
|
Partner with us |
List your ProductsSuppliers, list and add your products for free. |
More about D&R Privacy Policy© 2023 Design And Reuse All Rights Reserved. No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse. |
||||||