Find Top SoC Solutions
for AI, Automotive, IoT, Security, Audio & Video...
You are here : design-reuse-embedded.com  > IoT Design Solutions  > IoT Design Platform
Online Datasheet        Request More Info
All Silicon IP


The Arm CoreLink CMN-600 Coherent Mesh Network is a scalable, high performance interconnect that has been optimized and validated with the latest Arm v8-A processors. Together with Arm IP Tooling, designers can create RTL in minutes and assemble systems in days. CoreLink CMN-600 has a shared agile system cache that significantly reduces latency for allocation and sharing of data between processors, accelerators and IO. The mesh network has been designed for intelligent connected systems across a wide range of applications including; networking infrastructure, storage, server, HPC, automotive and industrial solutions.


  • Infrastructure
  • Automotive
  • Industrial
  • Storage
  • Server & HPC

Block Diagram


  • Optimized for performance
    • The CoreLink CMN-600 supports the latest Arm v8-A processors with AMBA? 5 CHI (Coherent Hub Interface) interfaces, the industry standard specification for high-performance on-chip communication. Notable highlights include:
      • 5x higher throughput and 50% lower latency than the previous generation
      • Sustainable bandwidth exceeding 1TB/s
      • Integrated agile system cache with intelligent cache allocation to increase packet throughput
      • Supporting CCIX, the open industry standard for coherent multi-chip processor and accelerator connectivity
  • Scalable solutions up to 128 Arm v8-A Processors
    • The CoreLink CMN-600 is highly configurable with custom mesh network sizing. It also includes a wide range of configuration options and the ability to tailor solutions to meet performance, power and area needs. Some key features include:
      • Custom designs and automated RTL generation with CoreLink Creator
      • Support for 1 to 32 coherency ports for CPU Clusters (up to 128 processors) or other coherent accelerators
      • Agile system cache sizing from 0MB to 128MB
      • Minimum configuration of less than 1mm2
  • Reduce SoC time to market
    • Arm CoreLink Creator and Socrates IP tooling enable developers to create, customize and assemble CMN-600 systems in days
    • Arm Fast Models and open source drivers enable software development to start prior to silicon availability
    • Arm s common architecture reduces software overhead and simplifies deployment
  • Built on proven technology
    • CoreLink CMN-600 is the 3rd generation of cache coherent CoreLink interconnect technology. Arm CoreLink interconnect products have been licensed over 500 times and the cache coherent products have been licensed over 75 times. The products have been licensed by a wide range of partners in multiple markets, shipping in billions of production devices.

Partner with us

Visit our new Partnership Portal for more information.

Submit your material

Submit hot news, product or article.

List your Products

Suppliers, list and add your products for free.

More about D&R Privacy Policy

© 2018 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted,
reposted, duplicated or otherwise used without the
express written permission of Design And Reuse.