Find Top SoC Solutions
for AI, Automotive, IoT, Security, Audio & Video...
You are here : design-reuse-embedded.com  > RISC-V  > RISC-V Resources
Online Datasheet        Request More Info
All Silicon IP All Verification IP


The NOEL-V is a synthesizable VHDL model of a 64-bit processor that implements the RISC-V architecture. The processor is the first released model in Cobham Gaisler s RiSC-V line of processors that complement the LEON line of processors.

The NOEL-V is dual-issue, allowing up to two instructions per cycle to be executed in parallel. To support the instruction issue rate of the pipeline, the NOEL-V has advanced branch prediction capabilities. The cache controller of the NOEL-V supports a store buffer FIFO with one cycle per store sustained throughput, and wide AHB slave support to enable fast stores and fast cache refill.

The NOEL-V is interfaced using the AMBA 2.0 AHB bus (subsystem with Level-2 cache and AXI4 backend is also available) and supports the IP core plug&play method provided in the Cobham Gaisler IP library (GRLIB). The processor can be efficiently implemented on FPGA and ASIC technologies and uses standard synchronous memory cells for caches and register file.


    • 64-bit architecture
    • Hardware multiply and divide units
    • Compressed (16 bit) instruction support
    • Atomic instruction extension
    • 32/64 bit floating point extensions using non-pipelined area efficient FPU or high-performance fully pipelined IEEE-754 FPU
    • Machine, supervisor and user mode. RISC-V standard MMU with configurable TLB.
    • User level interrupts
  • RISC-V standard PLIC
  • RISC-V standard PMP (physical memory protection)
  • RISC-V standard external debug support
  • Advanced 7-stage dual-issue in-order pipeline
  • Dynamic branch prediction, branch target buffer and return address stack
  • Four full ALUs, two of them late in the pipeline to reduce stalls
  • Separate instruction and data L1 cache (Harvard architecture) with snooping
  • Optional L2 cache: 256-bit internal, 1-4 ways, 16 KiB - 8 MiB
  • Native AMBA 2.0 AHB bus interface, 32-, 64- or 128-bit wide.
    • Subsystem including processor and Level-2 cache with AXI4 backend also available.
  • Robust and fully synchronous single-edge clock design
  • Extensively configurable
  • Large range of software tools: compilers, kernels and debug monitors

Partner with us

Visit our new Partnership Portal for more information.

Submit your material

Submit hot news, product or article.

List your Products

Suppliers, list and add your products for free.

More about D&R Privacy Policy

© 2018 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted,
reposted, duplicated or otherwise used without the
express written permission of Design And Reuse.