|
Overview
The GRLIB IP Library is an integrated set of reusable IP cores, designed for system-on-chip (SOC) development. The IP cores are centered around the common on-chip bus, and use a coherent method for simulation and synthesis. The library is vendor independent, with support for different CAD tools and target technologies. A unique plug&play method is used to configure and connect the IP cores without the need to modify any global resources.
Please sign in to view full IP description :
Tech Specs
Part Number | GRLIB |
Short Description | Configurable AMBA bus SoC platform |
Provider | |
Maturity | Production |