SEARCH IP
- - Categories
  - RISC-V
  - Embedded Processing
  - 5G, 3GPP LTE IP
  - IoT IP
  - Artificial Intelligence IP
  - Automotive IP
  - Space and Avionics
  - Security IP
  - Audio & Video IP
- - Design Platforms
  - Monitoring and Verification
  - SoC Design Services
  - Find your best SoC design partner
Partner Videos
D&R Events
- - IP-SoC Days 2024
  - IP-SoC Days 2023
  - IP-SoC Days 2022
  - IP-SoC Days 2021
  - IP-SoC Days 2020
  - IP-SoC 2023
  - IP-SoC 2022
  - IP-SoC 2021
  - IP-SoC 2020
NEWS

You are here : Interface Controller & PHY > I2C

I2C Slave Controller with User Register Array / Memory / FIFO / AMBA Interface

Overview

The DB-I2C-S-REG is an I2C Slave Controller IP Core focused on low VLSI footprint ASIC / ASSP designs interfacing to user registers while autonomous in that it does not require a local host CPU for configuration.

Please sign in to view full IP description :

Tech Specs

Part Number	DB-I2C-S-REG
Short Description	I2C Slave Controller with User Register Array / Memory / FIFO / AMBA Interface
Provider
Maturity	Successful in Customer Implementations
Foundry	Chartered, SMIC, LSI, IBM, STMicroelectronics, Silterra, UMC, OKI
Target Process Node	Chartered, IBM, LSI. OKI, Silterra, SMIC, STMicroelectronics, Tower, TMSC, UMC