|
Overview
The Digital Blocks DB-I2C-S-Hs-Mode I2C Slave Controller IP Core interfaces user Registers to an I2C Bus or Memory (SDRAM / SRAM / Flash / FIFO) or any Peripheral or CPU connecting through an internal AHB / APB / AXI / Avalon / Qsys Bus to an I2C Bus in Hs-Mode (3.4 Mbit/s) / Fast-Mode Plus (1 Mbit/s) / Fast-Mode (400 Kbit/s) / Standard-Mode (100 Kbit/s).
Please sign in to view full IP description :
Tech Specs
Part Number | DB-I2C-S-Hs-Mode |
Short Description | Hs-Mode I2C Controller - 3.4 Mbps, Slave w/FIFO |
Provider | |
Maturity | Successful in Customer Implementations |
Foundry | Chartered, SMIC, LSI, IBM, STMicroelectronics, Silterra, UMC, OKI |
Target Process Node | Chartered, IBM, LSI. OKI, Silterra, SMIC, STMicroelectronics, Tower, TMSC, UMC |