|
Overview
Arasan delivers you MIPI D-PHY in the process node and lane configuration you need, conforming to your specific design constraints, with a complete GDSII that includes analog BIST and routing to your pads.
Please sign in to view full IP description :
Tech Specs
Part Number | ARASAN-AIP-DPHY |
Short Description | MIPI D-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm) |
Provider | |
Maturity | Silicon Proven |
Foundry | TSMC |