SEARCH IP
- - Categories
  - RISC-V
  - Embedded Processing
  - 5G, 3GPP LTE IP
  - IoT IP
  - Artificial Intelligence IP
  - Automotive IP
  - Space and Avionics
  - Security IP
  - Audio & Video IP
- - Design Platforms
  - Monitoring and Verification
  - SoC Design Services
  - Find your best SoC design partner
Partner Videos
D&R Events
- - IP-SoC Days 2024
  - IP-SoC Days 2023
  - IP-SoC Days 2022
  - IP-SoC Days 2021
  - IP-SoC Days 2020
  - IP-SoC 2023
  - IP-SoC 2022
  - IP-SoC 2021
  - IP-SoC 2020
NEWS

You are here : Interface Controller & PHY > AMBA AHB / APB/ AXI > AMBA AXI

SPI Master / Slave Controller w/FIFO (APB Bus)

Overview

The Digital Blocks DB-SPI-MS is a Serial Port Interface (SPI) Controller Verilog IP Core supporting both Master/Slave SPI Bus transfers. The DB-SPI-MS contains an AMBA AXI, AHB, or APB Bus Interface for interfacing a microprocessor to external SPI Master/Slave devices.

Please sign in to view full IP description :

Tech Specs

Part Number	DB-SPI-MS-APB
Short Description	SPI Master / Slave Controller w/FIFO (APB Bus)
Provider
Maturity	Successful in Customer Implementations
Foundry	Chartered, SMIC, LSI, IBM, STMicroelectronics, Silterra, UMC, OKI
Target Process Node	Chartered, IBM, LSI. OKI, Silterra, SMIC, STMicroelectronics, Tower, TMSC, UMC