|
|
Overview
The CACHE-CTRL IP core is a flexible cache memory controller providing a 32-bit slave AHB processor interface and a 32-bit master AHB interface to the memory subsystem.
Please sign in to view full IP description :
Tech Specs
| Part Number | CACHE-CTRL |
| Short Description | AHB Cache Controller Core |
| Provider | |
| Maturity | Production Proven |