Ncore 3 Coherent Network-on-Chip (NoC)

Overview

For scalable and area-efficient heterogeneous cache coherent systems.

The Arteris Ncore Cache Coherent Interconnect IP offers unparalleled scalability, configurability, and, with the Ncore Safety Option, data protection and hardware duplication capabilities to help meet up to ISO 26262 ASIL B and D requirements against random hardware faults.

Version 3.6 of the Ncore Cache Coherent Interconnect IP adds support for the AMBA CHI-E protocol as well as interoperability of CHI-B and ACE, and ACE-Lite protocols in the same coherent system. AXI is also supported and Ncore will enable it to access CPU caches in an IO coherent way.

Ncore is scalable, supporting up to 16 coherent CPU clusters or other coherent agents.

It incorporates multiple configurable snoop filters, multiple configurable proxy caches, and multiple clock domains, using a modular, distributed architecture to provide system architects the most advanced technology and more degrees of freedom to innovate.

Tech Specs

Part NumberNcore 3
Short DescriptionNcore 3 Coherent Network-on-Chip (NoC)
Provider
I understand
This website uses cookies to store information on your computer/device. By continuing to use our site, you consent to our cookies. Please see our Privacy Policy to learn more about how we use cookies and how to change your settings if you do not want cookies on your computer/device.