|
Overview
The LVDS transmitter is designed to support Single Link transmission between Host and Flat Panel Display with up to SXGA+ resolution and Dual Link transmission between Host and Flat Panel Display with up to UXGA resolution. The IP converts 70-bit of CMOS/TTL data into LVDS data stream. The transmitter can be programmed for rising edge or falling edge clocks via a dedicated pin.
Please sign in to view full IP description :
Tech Specs
Part Number | ST28FDSOIV18_LVDSTX_05 |
Short Description | ST28nm LVDS Transmitter |
Provider | |
Maturity | Pre-Silicon |
Geometry nm | 28 |
Target Process Node | ST28nm |