SPI Serial Peripheral Interface Master/Slave

Overview

The CC-SPI-APB is a synthesisable Verilog model of a SPI serial peripheral interface Master/Slave controller. The SPI core can be efficiently implemented on FPGA and ASIC technologies.

Tech Specs

Part NumberCC-SPI-APB
Short DescriptionSPI Serial Peripheral Interface Master/Slave
Provider
I understand
This website uses cookies to store information on your computer/device. By continuing to use our site, you consent to our cookies. Please see our Privacy Policy to learn more about how we use cookies and how to change your settings if you do not want cookies on your computer/device.