|
Overview
The CC-TIMER-APB is a synthesisable Verilog model timer counter controller. The TIMER core can be efficiently implemented on FPGA and ASIC technologies.
Please sign in to view full IP description :
Tech Specs
Part Number | CC-TIMER-APB |
Short Description | Configurable Timer Counter |
Provider |