|
Overview
The CC-SYSTICK-APB is a synthesisable Verilog model of a system tick timer counter controller. The SYSTICK core can be efficiently implemented on FPGA and ASIC technologies.
Please sign in to view full IP description :
Tech Specs
Part Number | CC-SYSTICK-APB |
Short Description | Configurable System Tick Counter |
Provider |