|
|
Overview
The Innosilicon Serdes Combo PHY is a highly programmable module that processes high-speed serial data to parallel data compatible with the PHY Interface for RapidIO. The PHY supports the RapidIO 1.25/2.5G/3.125Gbps/6.25Gbps physical layer specifications.
The PHY module includes a top level wrapper integrating both the Physical Media Attachment (PMA) layer.
The PHY module includes a top level wrapper integrating both the Physical Media Attachment (PMA) layer.
Please sign in to view full IP description :
Tech Specs
| Part Number | inno_rapidio2.0_phy |
| Short Description | RapidIO 2.0 PHY |
| Provider | |
| Maturity | Silicon proven and in volume production |
| Foundry | SMIC, TSMC, GlobalFoundries |
| Geometry nm | 14, 28, 55, 65 |
| Target Process Node | GF 14-55nm, SMIC 28-65nm, TSMC 28-65nm |