|
Overview
The AHB Lite to AXI Bridge translates an AHB Lite bus transaction (read or write) to an AXI bus transaction. It is expected that the AXI clock and the AHB clock are derived from the same clock source, and that the period of the AHB Lite clock is an integer multiple of the AXI clock in the range [1,16].
Please sign in to view full IP description :
Tech Specs
Part Number | AXI to AHB Lite Bus Bridge |
Short Description | AXI to AHB Lite Bus Bridge |
Provider | |
Maturity | Silicon Proven |