You are here : Other > Other

Low Power PCIe3 SERDES PHY - TSMC 40G

Overview

Analog Bits Programmable SERDES provides a Physical Media Attachment (PMA) Layer capable of signaling at multiple data rates and supports multi-protocol market needs including a wide range of ac- coupled high-speed serial communication standards requiring serial Clock Data Recovery (CDR). The pin-configurable macro uses standard logic process devices, and exhibits exceptional input sensitivity, input jitter tolerance and low output jitter. Analog Bits proprietary and industry leading PLL technology in combination with sophisticated circuit techniques and innovative IO design makes this macro an extremely area and power efficient solution. The PMA can be integrated with the available PCS to provide a PCI-Express Gen1/Gen2 PHY solution, and has interface capability to allow integration with other customer-designed serial protocol PCS layers.

Tech Specs

Part NumberPCI Express Gen3 -TSMC40G
Short DescriptionLow Power PCIe3 SERDES PHY - TSMC 40G
Provider
Maturity Silicon Proven
FoundryTSMC
Geometry nm40
Target Process NodeTSMC 40nm CLN40G
I understand
This website uses cookies to store information on your computer/device. By continuing to use our site, you consent to our cookies. Please see our Privacy Policy to learn more about how we use cookies and how to change your settings if you do not want cookies on your computer/device.