MIPI C-PHY/D-PHY Combo DSI RX (Receiver) IP in TSMC 28HPC+

Overview

The MXL-CPHY-DPHY-DSI-RX is a high-frequency low-power, low-cost, source-synchronous, physical Layer. The PHY is configured as MIPI Slave supporting camera interface CSI-2 v1.2 and display interface DSI v1.3 applications in the D-PHY mode. It also supports camera interface CSI-2 v1.3 and display interface DSI-C v1.0 applications in the C-PHY mode. The High-Speed signals have a low voltage swing, while Low-Power signals have large swing. High-Speed functions are used for High-Speed data traffic while low power functions are mostly used for control.
The C-PHY is based on 3-Phase symbol encoding technology delivering 2.28 bits per symbol over three-wire trios, operating with a symbol rate range of 80 to 2500 Msps per lane, which is the equivalent of about 182.8 to 5714 Mbps per lane.

Tech Specs

Part NumberMXL-CDPHY-DSI-RX-T-028HPC+
Short DescriptionMIPI C-PHY/D-PHY Combo DSI RX (Receiver) IP in TSMC 28HPC+
Provider
Maturity Silicon Proven
FoundryTSMC
Geometry nm28
Target Process NodeTSMC, 28nm HPC+
I understand
This website uses cookies to store information on your computer/device. By continuing to use our site, you consent to our cookies. Please see our Privacy Policy to learn more about how we use cookies and how to change your settings if you do not want cookies on your computer/device.