You are here : Security > Cryptography Cores > Other

ARIA Crypto Accelerator

Overview

The EIP-11 ARIA algorithm, as specified in RFC 5794. The accelerators include I/O registers, encryption and decryption cores, and the logic for feedback modes and key scheduling and GHASH. Besides the basic feedback modes such as CBC, CFB, OFB, and CTR, the EIP-11 also provides CCM, CMAC, GCM, XTS, f8 and f9.
Designed for fast integration, low gate count, and maximum performance, the ARIA Engine provide a reliable and cost-effective ARIA IP solution that is easy to integrate into SoC designs.

Tech Specs

Part NumberARIA-IP-11 (EIP-11)
Short DescriptionARIA Crypto Accelerator
Provider
Maturity Silicon Proven
Target Process NodeAny
I understand
This website uses cookies to store information on your computer/device. By continuing to use our site, you consent to our cookies. Please see our Privacy Policy to learn more about how we use cookies and how to change your settings if you do not want cookies on your computer/device.