You are here : Interface Controller & PHY > USB > USB

USB 2.0 picoPHY in UMC (40nm, 28nm)

Overview

The Synopsys USB 2.0 picoPHY provides designers with a complete physical (PHY) layer IP solution, designed for low power mobile and consumer applications such as next—generation, feature-rich smartphones, netbooks, and mobile internet devices. For reduced silicon cost and longer battery life, the Synopsys USB 2.0 picoPHY IP delivers smaller die area and lower leakage power compared to current USB 2.0 PHY IP products. Optimized for mobile and consumer electronic applications, the Synopsys USB 2.0 picoPHY implements the latest Battery Charger version 1.1 and USB On-The-Go (OTG) version 2.0 specifications from the USB Implementer’s Forum (USB-IF). Architected for the industry’s most advanced process technologies, the USB 2.0 picoPHY is designed with features created to minimize effects due to variations in foundry process, device models, package and board parasitics. The Synopsys USB 2.0 picoPHY builds on years of customer success with Synopsys’ silicon-proven USB 2.0 PHY IP product line, which has been ported to over 50 process node and configuration combinations ranging from 180nm to 28nm. When combined with the Synopsys Host, Device or On-The-Go (OTG) digital controllers and verification IP, the Synopsys USB 2.0 picoPHY delivers a complete low power and small die area solution for advanced system-on-chip (SoC) designs.

Tech Specs

Part Numberdwc_usb2_picophy_umc
Short DescriptionUSB 2.0 picoPHY in UMC (40nm, 28nm)
Provider
Maturity Available on request
FoundryUMC
Geometry nm28, 40
Target Process NodeUMC 40nm, 28nm - LP, HPL
I understand
This website uses cookies to store information on your computer/device. By continuing to use our site, you consent to our cookies. Please see our Privacy Policy to learn more about how we use cookies and how to change your settings if you do not want cookies on your computer/device.