|
Overview
The HDMI receiver PHY (Physical layer), a single-port IP core, complies fully with HDMI 1.4's requirements. This HDMI RX PHY supports TMDS speeds between 25MHz and 225MHz and offers a simple system LSI solution for consumer electronics like HDTV. The HDMI receiver PHY operates most effectively with the HMDI receiver link IP core. The following Fab/Nodes have all been Silicon Proven: (TSMC, UMC, SMIC, GF, Samsung, STMicro). Link Controller for an HDMI receiver that adheres to HDMI 1.4a specifications to the letter. For consumer electronics like HD-TVs and AV receivers, this offers a simple system on chip (SOC) implementation. When used with our complementing HMDI receiver PHY IP core, it performs best. Depending on requirements, the basic functionality of HDMI can be modified.
Please sign in to view full IP description :
Tech Specs
Part Number | HDMI 1.4 Rx PHY IP in 65/55ULP |
Short Description | HDMI 1.4 Rx PHY & Controller IP, Silicon Proven in UMC 65/55ULP |
Provider | |
Maturity | In Production |
Foundry | UMC |
Geometry nm | 55, 65 |
Target Process Node | UMC 65SP, UMC 55SP |