|
|
Overview
The capacity of the Display Port 1.4 Rx IP Channel is supported. Up to 5.4bps per channel (HBR2), programmable analogue parameters like CDR Bandwidth, Equalizer Strength, Terminator Resistor, and BGR Voltage are offered. They also provide testability options like PLL alone test and analogue signal monitor.
Please sign in to view full IP description :
Tech Specs
| Part Number | DisplayPort 1.4 Rx PHY IP in 28HPC |
| Short Description | Display Port v1.4 Rx PHY & Controller IP, Silicon Proven in UMC 28HPC |
| Provider | |
| Maturity | In Production |
| Foundry | UMC |
| Geometry nm | 28 |
| Target Process Node | UMC 28HPC+ |