|
Overview
The eSi-SP-FP-Adder IP core implements single-precision (32-bit), IEEE 754 compliant, floating-point addition and subtraction operations.
Please sign in to view full IP description :
Tech Specs
Part Number | eSi-SP-FP-Adder |
Short Description | Single precision, IEEE 754, floating point adder |
Provider | |
Maturity | Silicon proven in multiple products |