|
Overview
The combo PHY consist of Peripheral Component Interconnect Express (PCIe) compliant with PCIe 3.1 Base Specification with support of PIPE v4.4 interface spec, Universal Serial Bus (USB) compliant with the USB 3.2, USB 2.0 (USB High-speed and Full speed) and Serial ATA (SATA) compliant with SATA 3.2 Specification. Lower power consumption is achieved due to support of additional PLL control, reference clock control, and embedded power gating control. Also, since aforementioned low power mode setting is configurable, the PHY is widely applicable for various scenarios.
Please sign in to view full IP description :
Tech Specs
Part Number | USB 3.2/ PCIe 3.1/ SATA 3.2 Combo PHY IP in 28HPC |
Short Description | USB 3.2/ PCIe 3.1/ SATA 3.2 Combo PHY IP, Silicon Proven in UMC 28HPC |
Provider | |
Maturity | In Production |
Foundry | UMC |
Geometry nm | 28 |
Target Process Node | UMC 28HPC+ |