|
Overview
This HDMI 2.O Rx IP complies with HDMI specification version 2.0b and offers a full HDMI receiver capability. It is made up of two modules: a link module and a physical layer (PHY). The link module is implemented as a synthesizable soft IP, whereas the PHY is upper compatible with DVI receiver and implemented as a hard IP based on TSMC 28HPC+ CMOS logic process. The transmission of audiovisual content is secured by an integrated HDCP (High-bandwidth Digital Content Protection) encryption.
Please sign in to view full IP description :
Tech Specs
Part Number | HDMI 2.0 Rx PHY IP in 28HPC+ |
Short Description | HDMI 2.0 Rx PHY & Controller IP, Silicon Proven in TSMC 28HPC+ |
Provider | |
Maturity | In Production |
Foundry | TSMC |
Geometry nm | 28 |
Target Process Node | TSMC 28HPC+ |