|
Overview
The HDMI 2.O Rx IP complies with version 2.0b of the HDMI specification and offers the full functionality of an HDMI receiver. Physical layer (PHY) and link module make up its two modules. The PHY is upper compatible with DVI receiver and implemented as a hard IP based on TSMC 28HPC+ CMOS logic process, while the link module is implemented as a synthesizable soft IP. The transmission of audio visual content is shielded using an HDCP (High-bandwidth Digital Content Protection) encryption that is built-in.
Please sign in to view full IP description :
Tech Specs
Part Number | HDMI 2.0 Rx PHY IP in 40LP |
Short Description | HDMI 2.0 Rx PHY & Controller IP, Silicon Proven in TSMC 40LP |
Provider | |
Maturity | In Production |
Foundry | TSMC |
Geometry nm | 40 |
Target Process Node | TSMC 40LP |