|
Overview
The Innosilicon PCIE3.0 PHY is a highly programmable module that processes high-speed serial data to parallel data compatible with the PHY Interface for PCIE3.0 Super-Speed standard from Intel. The PHY supports PCIE3.0(8Gb/s/5Gb/s/2.5Gb/s) physical layer specifications.
The PHY module includes a top level wrapper integrating both the Physical Media Attachment (PMA) layer, and the Physical Coding Sub-Block (PCS) layer.
The PHY module includes a top level wrapper integrating both the Physical Media Attachment (PMA) layer, and the Physical Coding Sub-Block (PCS) layer.
Please sign in to view full IP description :
Tech Specs
Part Number | inno_pcie3.0/3.1/usb3.0/sata3_Combo phy_tsmc22ulp/ull |
Short Description | PCIe 3.0/3.1/USB3.0/SATA3 Combo PHY TSMC 22ULP/ULL |
Provider | |
Maturity | Production Proven |
Foundry | TSMC |
Geometry nm | 22 |
Target Process Node | TSMC 22ULP/ULL |