SEARCH IP
- - Categories
  - RISC-V
  - Embedded Processing
  - 5G, 3GPP LTE IP
  - IoT IP
  - Artificial Intelligence IP
  - Automotive IP
  - Space and Avionics
  - Security IP
  - Audio & Video IP
- - Design Platforms
  - Monitoring and Verification
  - SoC Design Services
  - Find your best SoC design partner
Partner Videos
D&R Events
- - IP-SoC Days 2024
  - IP-SoC Days 2023
  - IP-SoC Days 2022
  - IP-SoC Days 2021
  - IP-SoC Days 2020
  - IP-SoC 2023
  - IP-SoC 2022
  - IP-SoC 2021
  - IP-SoC 2020
NEWS

You are here : Interface Controller & PHY > Multi-Protocol PHY

16Gbps multi-protocol programmable SerDes PHY in UMC 28HPC+

Overview

Faraday 16Gbps multi-protocol programmable SerDes PHY IP in UMC 28HPC+ process is designed with a system-level approach to provide optimization of power, performance and area to meet the growing needs for high bandwidth and low latency in the applications of consumer, access layer networking device to core/enterprise layer.

Please sign in to view full IP description :

Tech Specs

Part Number	16Gbps multi-protocol programmable SerDes PHY in UMC 28HPC+
Short Description	16Gbps multi-protocol programmable SerDes PHY in UMC 28HPC+
Provider
Foundry	UMC
Geometry nm	28
Target Process Node	UMC 28HPC+