|
Overview
This PHY IP supports both USB 3.1 Gen1 & Gen2. By providing a full on-chip physical transceiver solution with Electro Static Discharge (ESD) protection, an integrated self-test module with built-in jitter injection. This USB 3.1 Gen2 PHY IP implements USB3.1 Gen2 transceiver and can be used as host and device. PHY IP supports USB3.1 Gen2 high speed data rate up to 10Gbps with integrated mixed signal circuit, also supports Gen1 5Gbps data rate.
Please sign in to view full IP description :
Tech Specs
Part Number | USB 3.1 Gen1/Gen2 PHY IP in 28HPC+ |
Short Description | USB 3.1 Gen1/Gen2 PHY IP, Silicon Proven in TSMC 28HPC+ |
Provider | |
Maturity | In Production |
Foundry | TSMC |
Geometry nm | 28 |
Target Process Node | TSMC 28HPC+ |