Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in TSMC 40LP

Overview

Data rates for the DisplayPort transmitter PHY version 1.4 range from 1.62Gbps (RBR) to 5.4Gbps (HBR2). Integrated 100-ohm termination resistors, a built-in equalizer with configurable analogue features, and common-mode biassing Terminator resistance, BGR voltage, regulator voltage, and CDR bandwidth Support 1.8V/0.9V power supplies for internal analogue signal monitoring and PLL testing.

Tech Specs

Part NumberDisplayPort 1.4 Tx PHY IP in 40LP
Short DescriptionDisplay Port v1.4 Tx PHY & Controller IP, Silicon Proven in TSMC 40LP
Provider
Maturity In Production
FoundryTSMC
Geometry nm40
Target Process NodeTSMC 40LP
I understand
This website uses cookies to store information on your computer/device. By continuing to use our site, you consent to our cookies. Please see our Privacy Policy to learn more about how we use cookies and how to change your settings if you do not want cookies on your computer/device.