|
Overview
An IEEE 802.3u compliant single-port Ethernet physical layer transceiver with low power consumption for 10BASE-Te and 100BASE-TX operation is known as an Ethernet PHY. The EPHY links to the Media Access Control Layer (MAC) through the Giga Media Independent Interface (GMII), and on the media side, it offers a direct interface to either UTP5/UTP3 cable for 10BASE-Te Ethernet or Unshielded Twisted Pair Category 5 Cable (UTP5) for 100BASE-TX Fast Ethernet. The CMOS technology used by the Ethernet PHY has low power and great performance. The Physical Coding Sub-layer (PCS), Physical Medium Attachment Layer (PMA), and Twisted Pair Physical Medium Dependent Sub-layer are all included, as per the 100BASE-TX physical layer functionality as specified by IEEE802.3u (TP-PMD, 100BASE-TX only). Additionally, the EPHY has a powerful auto-negotiation feature that uses automated media speed/duplex and protocol selection matching.
Please sign in to view full IP description :
Tech Specs
Part Number | GbE (10/100 Base-T) PHY IP in 40LP |
Short Description | GbE (10/100 Base-T) PHY IP, Silicon Proven UMC 40LP |
Provider | |
Maturity | In Production |
Foundry | UMC |
Geometry nm | 40 |
Target Process Node | UMC 40LP |