SEARCH IP
- - Categories
  - RISC-V
  - Embedded Processing
  - 5G, 3GPP LTE IP
  - IoT IP
  - Artificial Intelligence IP
  - Automotive IP
  - Space and Avionics
  - Security IP
  - Audio & Video IP
- - Design Platforms
  - Monitoring and Verification
  - SoC Design Services
  - Find your best SoC design partner
Partner Videos
D&R Events
- - IP-SoC Days 2024
  - IP-SoC Days 2023
  - IP-SoC Days 2022
  - IP-SoC Days 2021
  - IP-SoC Days 2020
  - IP-SoC 2023
  - IP-SoC 2022
  - IP-SoC 2021
  - IP-SoC 2020
NEWS

You are here : Analog & Mixed Signal > D/A Converter (DAC) > 24-Bit DAC

24-bit Cap-less ADC 106 dB SNR with ASRC and phase alignement 6 channels

Overview

The hexADC-uLP-SW1.01 is a mixed (analog and digital) Virtual Component containing six mono ADCs, and additional functions offering an ideal mixed signal front-end for low power, fast wake-up and high quality audio applications. It features ASRC and phase synchronisation between the channel to ensure high performance wireless beamforming and smartspeaker applications.

Please sign in to view full IP description :

Tech Specs

Part Number	hexADC-uLP-SW1.02_TSMC_22_uLL
Short Description	24-bit Cap-less ADC 106 dB SNR with ASRC and phase alignement 6 channels
Provider
Maturity	Pre-silicon
Foundry	TSMC
Geometry nm	22
Target Process Node	TSMC 22nm uLL