SEARCH IP
- - Categories
  - RISC-V
  - Embedded Processing
  - 5G, 3GPP LTE IP
  - IoT IP
  - Artificial Intelligence IP
  - Automotive IP
  - Space and Avionics
  - Security IP
  - Audio & Video IP
- - Design Platforms
  - Monitoring and Verification
  - SoC Design Services
  - Find your best SoC design partner
Partner Videos
D&R Events
- - IP-SoC Days 2024
  - IP-SoC Days 2023
  - IP-SoC Days 2022
  - IP-SoC Days 2021
  - IP-SoC Days 2020
  - IP-SoC 2023
  - IP-SoC 2022
  - IP-SoC 2021
  - IP-SoC 2020
NEWS

You are here : Interface Controller & PHY > AMBA AHB / APB/ AXI > AMBA AXI

Scatter-Gather DMA - AXI4-Stream to/from AXI4 Memory Map Transfers

Overview

The Digital Blocks DB-DMAC-MC-AXI4-MM-STREAM Verilog RTL IP Core is a Multi-Channel Scatter-Gather DMA Controller that transfers data between AXI4 Memory Map and AXI4-Stream Interfaces.

Please sign in to view full IP description :

Tech Specs

Part Number	DB-DMAC-MC-AXI4-MM-STREAM
Short Description	Scatter-Gather DMA - AXI4-Stream to/from AXI4 Memory Map Transfers
Provider
Maturity	Successful in Customer Implementations