12.5G Multiprotocol Serdes IP, Silicon Proven in SMIC 12SF++

Overview

The multi-protocol SerDes PHY includes Peripheral Component Interconnect Express (PCIe) conforming with PCIe 2.0 Base Specification with support for PIPE interface spec, Universal Serial Bus (USB) compliant with USB 3.0, USB 2.0 (USB High-speed and Full speed), and Serial ATA (SATA) consistent with SATA 3.0 Specification. Because inbuilt power gating control, reference clock control, and more PLL control are supported, lower power consumption is made possible. Additionally, the PHY is broadly usable for diverse circumstances under varying considerations of power consumption because the aforementioned low
power mode option is customizable.

Tech Specs

Part Number12.5G Multiprotocol Serdes IP in 12SFPP
Short Description12.5G Multiprotocol Serdes IP, Silicon Proven in SMIC 12SF++
Provider
Maturity In Production
FoundrySMIC
I understand
This website uses cookies to store information on your computer/device. By continuing to use our site, you consent to our cookies. Please see our Privacy Policy to learn more about how we use cookies and how to change your settings if you do not want cookies on your computer/device.