V-by-One/LVDS Rx IP, Silicon Proven in SMIC 40LL

Overview

V-by-OneĀ® HS technology targets a high-speed data transmission of video signals based on internal connection of equipment. V-by-OneĀ® HS Standard defines the specifications to develop a transmitter and receiver.This Supports up to 4Gbps/lane; and Available 8-lane PHY and 16-lane PHY for Tx and Rx. A physical layer IP for LVDS Receiver. This IP consists of 20-lane (4 x 4D1C) LVDS receivers, and supports up to 1.5Gbps data rate. The input clock is 25MHz to 150MHz. The serializer is highly integrated and requires no external components. The circuit is designed in a modular fashion and desensitized to process variations. This facilitates process migration, and results in a robust design.

Tech Specs

Part NumberV-by-One/LVDS Rx IP in 40LL
Short DescriptionV-by-One/LVDS Rx IP, Silicon Proven in SMIC 40LL
Provider
Maturity In Production
FoundrySMIC
I understand
This website uses cookies to store information on your computer/device. By continuing to use our site, you consent to our cookies. Please see our Privacy Policy to learn more about how we use cookies and how to change your settings if you do not want cookies on your computer/device.