eSPI & SPI Master/Slave Controller w/FIFO (APB, AHB, or AXI Bus)

Overview

The Digital Blocks DB-eSPI-SPI-MS-AMBA is a Serial Peripheral Interface (SPI) Controller Verilog IP Core supporting the addition of Enhanced SPI (eSPI) bus transfers to the standard SPI Master/Slave Controller. The DB-eSPI-SPI-MS contains an AMBA AXI, AHB, or APB Bus Interface for interfacing a microprocessor to external eSPI or SPI Master/Slave devices.
The DB-eSPI-SPI-MS contains both eSPI and SPI Master and Slave functions. Programming the DB-eSPI-SPI-MS lets it communicate with external eSPI or SPI Master or Slaves.

Tech Specs

Part NumberDB-eSPI-SPI-MS-AMBA
Short DescriptioneSPI & SPI Master/Slave Controller w/FIFO (APB, AHB, or AXI Bus)
Provider
Maturity Successful in Customer Implementations
I understand
This website uses cookies to store information on your computer/device. By continuing to use our site, you consent to our cookies. Please see our Privacy Policy to learn more about how we use cookies and how to change your settings if you do not want cookies on your computer/device.