www.design-reuse-embedded.com

SEARCH IP
- - Categories
  - RISC-V
  - Embedded Processing
  - 5G, 3GPP LTE IP
  - IoT IP
  - Artificial Intelligence IP
  - Automotive IP
  - Space and Avionics
  - Security IP
  - Audio & Video IP
- - Design Platforms
  - Monitoring and Verification
  - SoC Design Services
  - Find your best SoC design partner
Partner Videos
D&R Events
- - IP-SoC Days 2024
  - IP-SoC Days 2023
  - IP-SoC Days 2022
  - IP-SoC Days 2021
  - IP-SoC Days 2020
  - IP-SoC 2023
  - IP-SoC 2022
  - IP-SoC 2021
  - IP-SoC 2020
NEWS

You are here : Interface Controller & PHY > Multi-Protocol PHY

10Gbps Multi-Protocol PHY IP

Overview

The first IP for PCIe 3.1 with L1 sub-states support

Please sign in to view full IP description :

Tech Specs

Part Number	10Gbps Multi-Protocol PHY IP
Short Description	10Gbps Multi-Protocol PHY IP
Provider
Maturity	Silicon proven
Foundry	TSMC
Geometry nm	28
Target Process Node	TSMC 28nm